218 lines
5.2 KiB
C
218 lines
5.2 KiB
C
//###########################################################################
|
|
//
|
|
// FILE: F2837xD_Dma_defines.h
|
|
//
|
|
// TITLE: #defines used in DMA examples
|
|
//
|
|
//###########################################################################
|
|
//
|
|
// $Release Date: $
|
|
// $Copyright:
|
|
// Copyright (C) 2013-2022 Texas Instruments Incorporated - http://www.ti.com/
|
|
//
|
|
// Redistribution and use in source and binary forms, with or without
|
|
// modification, are permitted provided that the following conditions
|
|
// are met:
|
|
//
|
|
// Redistributions of source code must retain the above copyright
|
|
// notice, this list of conditions and the following disclaimer.
|
|
//
|
|
// Redistributions in binary form must reproduce the above copyright
|
|
// notice, this list of conditions and the following disclaimer in the
|
|
// documentation and/or other materials provided with the
|
|
// distribution.
|
|
//
|
|
// Neither the name of Texas Instruments Incorporated nor the names of
|
|
// its contributors may be used to endorse or promote products derived
|
|
// from this software without specific prior written permission.
|
|
//
|
|
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
// $
|
|
//###########################################################################
|
|
|
|
#ifndef F2837xD_DMA_DEFINES_H
|
|
#define F2837xD_DMA_DEFINES_H
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
//
|
|
// Defines
|
|
//
|
|
|
|
//
|
|
// PERINTSEL bits
|
|
//
|
|
#define DMA_ADCAINT1 1
|
|
#define DMA_ADCAINT2 2
|
|
#define DMA_ADCAINT3 3
|
|
#define DMA_ADCAINT4 4
|
|
#define DMA_ADCAEVT 5
|
|
#define DMA_ADCBINT1 6
|
|
#define DMA_ADCBINT2 7
|
|
#define DMA_ADCBINT3 8
|
|
#define DMA_ADCBINT4 9
|
|
#define DMA_ADCBEVT 10
|
|
#define DMA_ADCCINT1 11
|
|
#define DMA_ADCCINT2 12
|
|
#define DMA_ADCCINT3 13
|
|
#define DMA_ADCCINT4 14
|
|
#define DMA_ADCCEVT 15
|
|
#define DMA_ADCDINT1 16
|
|
#define DMA_ADCDINT2 17
|
|
#define DMA_ADCDINT3 18
|
|
#define DMA_ADCDINT4 19
|
|
#define DMA_ADCDEVT 20
|
|
|
|
#define DMA_XINT1 29
|
|
#define DMA_XINT2 30
|
|
#define DMA_XINT3 31
|
|
#define DMA_XINT4 32
|
|
#define DMA_XINT5 33
|
|
|
|
#define DMA_EPWM1A 36
|
|
#define DMA_EPWM1B 37
|
|
#define DMA_EPWM2A 38
|
|
#define DMA_EPWM2B 39
|
|
#define DMA_EPWM3A 40
|
|
#define DMA_EPWM3B 41
|
|
#define DMA_EPWM4A 42
|
|
#define DMA_EPWM4B 43
|
|
#define DMA_EPWM5A 44
|
|
#define DMA_EPWM5B 45
|
|
#define DMA_EPWM6A 46
|
|
#define DMA_EPWM6B 47
|
|
#define DMA_EPWM7A 48
|
|
#define DMA_EPWM7B 49
|
|
#define DMA_EPWM8A 50
|
|
#define DMA_EPWM8B 51
|
|
#define DMA_EPWM9A 52
|
|
#define DMA_EPWM9B 53
|
|
#define DMA_EPWM10A 54
|
|
#define DMA_EPWM10B 55
|
|
#define DMA_EPWM11A 56
|
|
#define DMA_EPWM11B 57
|
|
#define DMA_EPWM12A 58
|
|
#define DMA_EPWM12B 59
|
|
#define DMA_EPWM13A 60
|
|
#define DMA_EPWM13B 61
|
|
#define DMA_EPWM14A 62
|
|
#define DMA_EPWM14B 63
|
|
#define DMA_EPWM15A 64
|
|
#define DMA_EPWM15B 65
|
|
#define DMA_EPWM16A 66
|
|
#define DMA_EPWM16B 67
|
|
|
|
#define DMA_TINT0 68
|
|
#define DMA_TINT1 69
|
|
#define DMA_TINT2 70
|
|
|
|
#define DMA_MXEVTA 71
|
|
#define DMA_MREVTA 72
|
|
#define DMA_MXEVTB 73
|
|
#define DMA_MREVTB 74
|
|
|
|
#define DMA_SD1FLT1 95
|
|
#define DMA_SD1FLT2 96
|
|
#define DMA_SD1FLT3 97
|
|
#define DMA_SD1FLT4 98
|
|
|
|
#define DMA_SD2FLT1 99
|
|
#define DMA_SD2FLT2 100
|
|
#define DMA_SD2FLT3 101
|
|
#define DMA_SD2FLT4 102
|
|
|
|
#define DMA_SPIATX 109
|
|
#define DMA_SPIARX 110
|
|
#define DMA_SPIBTX 111
|
|
#define DMA_SPIBRX 112
|
|
#define DMA_SPICTX 113
|
|
#define DMA_SPICRX 114
|
|
|
|
#define DMA_CLB1INT 127
|
|
#define DMA_CLB2INT 128
|
|
#define DMA_CLB3INT 129
|
|
#define DMA_CLB4INT 130
|
|
|
|
#define DMA_USBRX1 131
|
|
#define DMA_USBTX1 132
|
|
#define DMA_USBRX2 133
|
|
#define DMA_USBTX2 134
|
|
#define DMA_USBRX3 135
|
|
#define DMA_USBTX3 136
|
|
|
|
//
|
|
// OVERINTE bit
|
|
//
|
|
#define OVRFLOW_DISABLE 0x0
|
|
#define OVEFLOW_ENABLE 0x1
|
|
|
|
//
|
|
// PERINTE bit
|
|
//
|
|
#define PERINT_DISABLE 0x0
|
|
#define PERINT_ENABLE 0x1
|
|
|
|
//
|
|
// CHINTMODE bits
|
|
//
|
|
#define CHINT_BEGIN 0x0
|
|
#define CHINT_END 0x1
|
|
|
|
//
|
|
// ONESHOT bits
|
|
//
|
|
#define ONESHOT_DISABLE 0x0
|
|
#define ONESHOT_ENABLE 0x1
|
|
|
|
//
|
|
// CONTINOUS bit
|
|
//
|
|
#define CONT_DISABLE 0x0
|
|
#define CONT_ENABLE 0x1
|
|
|
|
//
|
|
// SYNCE bit
|
|
//
|
|
#define SYNC_DISABLE 0x0
|
|
#define SYNC_ENABLE 0x1
|
|
|
|
//
|
|
// SYNCSEL bit
|
|
//
|
|
#define SYNC_SRC 0x0
|
|
#define SYNC_DST 0x1
|
|
|
|
//
|
|
// DATASIZE bit
|
|
//
|
|
#define SIXTEEN_BIT 0x0
|
|
#define THIRTYTWO_BIT 0x1
|
|
|
|
//
|
|
// CHINTE bit
|
|
//
|
|
#define CHINT_DISABLE 0x0
|
|
#define CHINT_ENABLE 0x1
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif // - end of F2837xD_DMA_DEFINES_H
|
|
|
|
//
|
|
// End of file
|
|
//
|